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Abstract- A new design of an integrated two-stage class-F power example with measurement result is presented to show the
amplifier (PA) for wireless application operating in the 1.65 GHz feasibility of the method.
frequency range is described. The circuit utilizes a simple method to
drive the output stage with a half sinusoidal waveform that is 11. CLASs-F
optimal for class-F operation. The circuit was fabricated in a
Silterra's standard 0.18 gm RF CMOS technology. Measurement The class-F boosts both efficiency and output power by using
result shows a maximum power-added efficiency (PAE) of 42 % and harmonic resonators in the output network to shape the drain
a maximum gain of 19.7 dB. When operating from a 3V voltage warmonic that the outpears to short drain
supply, the PA delivers an output power of 18.9 dBm. This work waveforms such that the load appears to be a short for even
demonstrates the feasibility of using class-F PAs for short-range and harmonics and an open for odd harmonics [1]. Ideally (for a
low-power applications. class-F PA), the transistor output voltage and current becomes a
square wave and a truncated sinusoidal form, respectively. Fig. 1
presents the characteristic drain waveforms of class-F. When
I. INTRODUCTION there is no overlapping between the drain voltage and drain
current across the active device, there is zero power dissipation
The rapid growing of wireless communications in recent years leading to a theoretical 10000 drain efficiency.
has generated a demand for wireless systems that are low cost,
power efficient, reliable and with small form-factor. The desired
characteristic can potentially be obtained through integrating the
whole wireless system onto a single chip utilizing CMOS Drain Voltage Drain Current
technology. However, until now most PAs have been produced ,
exclusively in GaAs due to its superior device performance.
Although, there is a growing interest in utilizing CMOS
technology for PAs, there are still many limitations posed by
CMOS.
The continuous downscaling of CMOS into the deep sub-
micron regime has made possible PA designs operating at GHz
cot
frequency. However with each scaling generation, the VDD and 0 7 27c
the transistor breakdown voltage are reduced even more, limiting
the voltage headroom and the power handling capability of the Fig. 1. Ideal Drain Waveform of Class-F
PA. Therefore, for a fixed output power, higher current drive is
needed in the circuit. Another major drawback for PA design in The ideal class-F assumes the inclusion of an infinite number
CMOS has been the lossy passive devices, especially on-chip of harmonics. In practice only a finite number of harmonics can
inductors. As passive components play an important role in PA be effectively controlled. To that end, the relevance of a suitable
design, any parasitics associated with the passive elements have voltage harmonic component ratio has been stressed in the
an adverse impact on the performance of the PA. literature [2]-[4]. In particular, to increase the output power,
In this paper, a simple and effective method of drivimg the efficiency and power gain, the optimum voltage harmonic
class-F PA is presented. The method is not restricted to class-F components ratio between the fundamental and third harmonic
PA only and can be used in other classes of PA. A design has been demonstrated to be 1/6. The most widespread circuit
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used for this type of class-F PA is known as the third harmonic the switch is on, current will flow into Ml causing the voltage at
peaking circuit. It resonates on both the operating frequency and VD to remain at zero. When the switch is off, the current will start
the third harmonic. The corresponding circuit is shown in Fig. 2. to charge capacitor Cl and thus producing a half-sinusoidal
Theoretical design of the circuit is presented in [5], while the waveform.
component values in the load network are derived and shown in
Table I. ON
VDD VDD RF OFF
RFC; L2 LX 1 IL
VD IC/IM
I _ 1L IM1 IC ~ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~.... .........
CBLOCK
| Xc2 _ g t RF W s , _R,
Ci Li RL M11VD
- - - - Fig. 3. Half-Sinusoidal Driver and its Steady-State Operation
Fig. 2. Third Harmonic Peaking Class-F Circuit In this design, the non-linear output capacitance of the
transistor MI, in addition to the gate capacitance of the transistor
CLASs-F PowER APLIFTER COMPONENT VALUE at the output stage, is high enough to be used as C1 instead of a
MIM-capacitor. The circuit is designed to have an optimum load
Component Parameter of 50 Q to avoid the use of an impedance transformation network
Cl 1/(RL*BW) which greatly degrades the efficiency ofthe PA.
LI i/(o2*Ci)
C2 O.50625*Cl IV. MEASUREMENT RESULTS
L2 1/(9o2*C2)
CBLOCK 8*C2 The circuit was fabricated in Silterra's standard 6-metal layer,
Generally, harmoicscmefomthnoninearbehaioro 0. 18,um RF CMOS technology. Fig. 4 shows a micrograph of theGenerally, harmonics c me from the nonl'mear behavior f the fbiae ici.Almjo mecnetosadidcoswrtrnitr By bisn th trniso wit difren codcto fabricated circuit. All major interconnections and inductors weretransisor. y biaing hanisapr ath th output [6o] ncoe laid out usimg the top metal layer to minimize the parasiticangle, different sets of effects. The large transistors were divided into multiple cells,the third harmonic is critical for flattening the voltage waveform, which have several fingers to reduce parastitic elements at thethe transistor is usually biased for more than half of the
conduction angle (class-AB biasing) where the third harmonic is drain and gate. The Agilent E8267D PSG Vector signal generator
in oppositephasetothefundmentalcomponenwas used to provide the RF input and the output was measuredm opposite phaeoheunamntlusing Agilent E4440A PSA spectrum analyzer.
III. BASIC OPERATION AND DESIGN IMPLEMENTATION
The circuit consists of two stages, a class-F output stage and a
pre-driver stage. Most PA pre-drivers are based on inductor
tuning [7]. However, this circuit is troublesome for high
efficiency (reduced conduction angle) operation. Using this
circuit, the amplitude of the sinusoidal has to be large, resulting
in negative voltage swing at the input of the output stage. The
negative voltage can potentially forward bias the drain j'unction
diode in addition to increasing the peak voltage at the gate oxide
making the breakdown voltage problem worse.
A half-sinusoidal driver would solve these problems. Fig. 3
shows the circuit configuration of the half-sinusoidal driver and
its steady-state operation. The inductor LI constantly carries
current into the circuit. The transistor Ml acts as a switch. When Fig. 4. Micrograph of the Fabricated Power Amplifier
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Fig. 5 shows the output power and PAE of the class-F PA at
1.65 GHz, as a function of the supply voltage. The PAE was 25 - 25
calculated at a constant input signal of 2 dBm with supply ' 20-
voltage varied between 1.2 and 3 V. The circuit was not designed i 15- E 20
to operate above 3.3 V as the transistor will suffer from gate 10 - 15
oxide breakdown. 55 1 A
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A fully integrated 1.65 GHz class-F PA using a half-sinusoidal
Fig. 5. Measured Output Power and PAE at 1.65GHz as a function of the driver has been designed, fabricated and measured. The circuit
supply voltage can achieve output power of 18.9 dBm and PAE of 42 0.
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Fig. 6. Measured PAE at highest supply voltage as a function of input power at
1.65 GHz
110 2007 IEEE International Symposium on Integrated Circuits (ISIC-2007)
Authorized licensed use limited to: UNIVERSITY TEKNOLOGI MALAYSIA. Downloaded on December 31, 2009 at 20:24 from IEEE Xplore.  Restrictions apply. 
